

**CALL FOR PAPERS**  
**11<sup>th</sup> International Workshop on**  
**Microprocessor Test and Verification**  
**(MTV 2010)**

***Common Challenges and Solutions***

**December 13-15, 2010, Hyatt Regency On Town Lake,  
Austin, Texas, USA.**

<http://mtvcon.org>

General Chair: Magdy S. Abadir (Freescale, USA) – [m.abadir@freescale.com](mailto:m.abadir@freescale.com)

Program co-Chair: Li-C. Wang (UCSB, USA) – [licwang@ece.ucsb.edu](mailto:licwang@ece.ucsb.edu)

Program co-Chair: Jay Bhadra (Freescale, USA) – [jayanta.bhadra@freescale.com](mailto:jayanta.bhadra@freescale.com)

**THE PURPOSE** of this workshop is to bring researchers and practitioners from the fields of verification and test together to exchange innovative ideas and to develop new methodologies to solve the difficult challenges facing us today in various processor and SOC design environments. In the past few years, some work has been done on exploiting techniques from test to solve problems in verification and vice versa. This is the 11<sup>th</sup> edition of the MTV Workshop, a testament to its success in providing an ideal environment for cross-examination of test and verification experiences and innovative solutions.

**AREAS OF INTEREST** include, but not limited to:

- *Validation of microprocessors and SOCs*
- *Test/Verification of multimedia processors*
- *Performance testing*
- *High-level test generation for functional verification*
- *Emulation techniques*
- *Silicon debugging*
- *Formal techniques and their applications*
- *Verification coverage*
- *Test Generation at the transistor level*
- *Equivalence checking of custom circuits*
- *ESL Methodology*
- *Virtual Platforms*
- *Software verification*
- *Circuit level verification*
- *Switch-level circuit modeling*
- *Timing validation techniques*
- *Path analysis for verification or test*
- *Design error models*
- *Design error diagnosis*
- *Design for Testability or Verifiability*
- *Optimizing SAT procedures with applications to testing and formal verification*

**AUTHOR INFORMATION:** By the paper deadline authors are invited to submit postscript or PDF versions of their extended abstracts (max 2 pages) or papers (max 6 pages), with author names, affiliation, addresses, telephone and fax numbers, e-mail address, and the name of the person who will present the work if accepted. Authors of accepted papers can choose to submit a full paper (max 6 pages) for inclusion in the formal Workshop proceeding published by the IEEE. This second optional submission is due after the workshop.

**Special Sessions, Panels and Tutorials:** Proposals for special sessions, panels and tutorials are also invited. Please email the abstract of your proposals directly to the program chair as early as possible before paper submission deadline.

**Organizing Committee (to include):**

Publication: Aseem Gupta (Freescale)

DVClub: Eric Hennenhoefler (Obsidian)

Committee: Andreas Veneris (U. of Toronto)

Publicity: Himyanshu Anand (Freescale)

European/Asia: Alper Sen (Bogazici U.)

Committee: Moshe Levinger (IBM)

**Authors to submit papers through the MTV website:** <http://mtvcon.org>

**Program Committee (to include):**

Jacob Abraham (UT-Austin)

Hussain Al-Asaad (UC-Davis)

Tony Ambler (UT-Austin)

Valeria Bertacco (U. Michigan)

Eyal Bin (IBM)

Shawn Blanton (CMU)

Melvin Breuer (USC)

K.T. Tim Cheng (UC-Santa Barbara)

Nick Dutt (UC-Irvine)

Harry Foster (Mentor)

Franco Fummi (U. di Verona)

Michael Garcia (Freescale)

Sandeep Gupta (USC)

Ian Harris (UC-Irvine)

John Hayes (U. Michigan)

Jim Holt (Freescale)

Alan J. Hu (U. of British Columbia)

Ghassan Khoory (Synopsis)

Narayanan Krishnamurthy (Apple)

Andreas Kuehlmann (Cadence)

T. M. Mak (Intel)

Yiorgos Makris (Yale)

Anmol Mathur (Calypto)

Brian McMinn (AMD)

Sankaran Menon (Intel)

Gary Miller (Freescale)

Hillel Miller (Freescale)

Mark Nodine (Apple)

Paolo Prinetto (Poli di Torino)

Raj Raina (Freescale)

Sandip Ray (UT-Austin)

Sean Safarpour (Vennsa)

Xiao Sun (Intel)

Nur Touba (UT-Austin)

Vivekananda Vedula (Intel)

Hung-Pin Charles Wen (Natl. Chiao-Tung U.)

Cheng-Wen Wu (Natl. Tsing-Hua U.)

Jing Zeng (AMD)

**AUTHOR'S SCHEDULE:** Submission deadline: **Sept 15, 2010**; Notification: **Oct 15**; Final version: **Nov 10, 2010**