

**CALL FOR PAPERS**  
**19<sup>th</sup> International Workshop on**  
**Microprocessor/SOC Test, Security and Verification**  
**(MTV 2018)**

***Common Challenges and Solutions***

**December 10-11, 2018, Hyatt Regency Austin, Texas, USA**

<http://mtvcon.org>

General Chair: Dr. Magdy S. Abadir – [magdy.abadir@gmail.com](mailto:magdy.abadir@gmail.com)

Vice-Chair: Prof. Li-C. Wang (University of California at Santa Barbara) – [licwang@ece.ucsb.edu](mailto:licwang@ece.ucsb.edu)

Vice-Chair: Dr. Jayanta Bhadra (NXP Semiconductor) – [jayanta.bhadra@nxp.com](mailto:jayanta.bhadra@nxp.com)

Program Co-Chair: Dr. Wen Chen (NXP Semiconductor) – [wen.chen@nxp.com](mailto:wen.chen@nxp.com)

Program Co-Chair: [Xiao \(Sean\) Sun](#), NXP Semiconductor

Security Track Co-Chair: Dr. [Sohrab Aftabjahani](#), Intel Corporation

Security Track Co-Chair: Prof. [Sandip Ray](#), University of Florida

**THE PURPOSE** of this workshop is to bring industry practitioners and researchers from the fields of verification, validation and test to exchange innovative ideas and to develop new methodologies to solve the difficult challenges facing us today in various processor and SOC design environments. In the past few years, some work has been done on exploiting techniques from test to solve problems in verification and vice versa. This is the 18<sup>th</sup> edition of the MTV Workshop, a testament to its success in providing an ideal environment for cross-examination of test and verification experiences and innovative solutions.

**AREAS OF INTEREST** include, but not limited to:

- Test/Verification challenges of IoT
- Security verification
- FPGA Security
- Reverse Engineering
- Hardware attacks and security methods
- Performance verification
- High-level test generation for functional verification
- Emulation techniques and FPGA prototyping
- Triage and debug methodologies
- Silicon debugging
- Low-power verification
- Formal techniques and their applications
- Mixed Signal Crosstalk Challenges

- Verification coverage
- Validation of microprocessors and SOCs
- Software verification
- Hardware/software co-design and co-verification
- IP Verification methodologies
- Design for Testability (DFT) or Verifiability (DFV)
- Memory and coherency verification
- Assertion synthesis
- Analog & Mixed-Signal circuit verification
- Data analytics
- Innovative test and verification EDA tools
- ESL design and Virtual Platforms
- Functional safety analysis and verification

**AUTHOR INFORMATION:** By the paper deadline authors are invited to submit PDF versions of their extended abstracts (max 2 pages) or papers (max 6 pages), with author names, affiliation, addresses, telephone and fax numbers, e-mail address, and the name of the person who will present the work if accepted. The MTV website has instructions on where to submit the papers. At least one author of each accepted paper must register for the workshop and must attend in person to present the paper. Authors of accepted papers have the option to include their papers in the MTV formal proceedings that will be published electronically by CPS and submitted to *IEEE Xplore*. The final camera ready version will be due right after the workshop. Detailed instructions about the process will be provided at the time of acceptance.

**Special Sessions, Panels and Tutorials:** Proposals for special sessions, panels and tutorials are also invited. Please email the abstract of your proposals directly to one of the conference chairs as early as possible before paper submission deadline.

**AUTHOR SCHEDULE**

**Paper Submission deadline: Sept 30, 2018**

**Proposal for special sessions, panels and tutorials deadline: Sept 30, 2018**

**Author Notification: Oct 22, 2018**

**Final version due: Nov 20, 2018**

