



CALL FOR PAPERS
10th International Workshop on



Microprocessor Test and Verification (MTV 2009)

Common Challenges and Solutions

December 7-8, 2009, Hyatt Regency On Town Lake,
Austin, Texas, USA.

<http://mtv.ece.ucsb.edu/MTV/>

General Chair: Magdy S. Abadir (Freescale, USA) – m.abadir@freescale.com

Program co-Chair: Li-C. Wang (UCSB, USA) – licwang@ece.ucsb.edu

Program co-Chair: Jay Bhadra (Freescale, USA) – jayanta.bhadra@freescale.com

THE PURPOSE of this workshop is to bring researchers and practitioners from the fields of verification and test together to exchange innovative ideas and to develop new methodologies to solve the difficult challenges facing us today in various processor and SOC design environments. In the past few years, some work has been done on exploiting techniques from test to solve problems in verification and vice versa. This is the 10th edition of the MTV Workshop, a testament to its success in providing an ideal environment for cross-examination of test and verification experiences and innovative solutions.

AREAS OF INTEREST include, but not limited to:

- *Validation of microprocessors and SOCs*
- *Test/Verification of multimedia processors*
- *Performance testing*
- *High-level test generation for functional verification*
- *Emulation techniques*
- *Silicon debugging*
- *Formal techniques and their applications*
- *Verification coverage*
- *Test Generation at the transistor level*
- *Equivalence checking of custom circuits*
- *ESL Methodology*
- *Virtual Platforms*
- *Software verification*
- *Circuit level verification*
- *Switch-level circuit modeling*
- *Timing validation techniques*
- *Path analysis for verification or test*
- *Design error models*
- *Design error diagnosis*
- *Design for Testability or Verifiability*
- *Optimizing SAT procedures with applications to testing and formal verification*

AUTHOR INFORMATION: Authors are invited to submit postscript or PDF versions of their papers (maximum 6 pages), with author names, affiliation, addresses, telephone and fax numbers, e-mail address, and the person who will present the work if accepted.

Authors of accepted papers can choose to submit the full paper for inclusion in the formal Workshop proceeding published by IEEE.

Special Sessions, Panels and Tutorials: Proposals for special sessions, panels and tutorials are also invited. Please email the abstract of your proposals directly to the program chair as early as possible before paper submission deadline.

Organizing Committee (to include):

Finance: Aseem Gupta (Freescale)

Publicity: Himyanshu Anand (Freescale)

DVClub: Eric Hennenhoefler (Obsidian)

European/Middle East: Moshe Levinger (IBM)

Committee: Andreas Veneris (U. of Toronto)

Authors to submit papers through the MTV website: <http://mtv.ece.ucsb.edu/MTV>

Program Committee (to include):

Jacob Abraham (UT-Austin)

Franco Fummi (U. di Verona)

Paolo Prinetto (Poli di Torino)

Miron Abramovici (DAFCA)

Michael Garcia (Freescale)

Sandip Ray (UT-Austin)

Hussain Al-Asaad (UC-Davis)

Sandeep Gupta (USC)

Alper Sen (Bogazici U.)

Tony Ambler (UT-Austin)

Ian Harris (UC-Irvine)

Xiao Sun (Intel)

Eyal Bin (IBM)

John Hayes (U. Michigan)

Alex Tetelbaum (LSI)

Shawn Blanton (CMU)

Eric Hennenhoefler (Obsidian)

Nur Toubra (UT-Austin)

Melvin Breuer (USC)

Jim Holt (Freescale)

Miroslav Velev (Aries)

Ken Butler (TI)

Alan J. Hu (U. of British Columbia)

Vivekananda Vedula (Intel)

K.T. (Tim) Cheng (UC-SantaBarbara)

T. M. Mak (Intel)

Hung-Pin Charles Wen (Natl. Chiao-Tung U.)

Nick Dutt (UC-Irvine)

Anmol Mathur (Calypso)

Cheng-Wen Wu (Natl. Tsing-Hua U.)

Sujit Dey (UC-San Diego)

Hillel Miller (Freescale)

Paul R Zehr (Intel)

Ajit Dingankar (Intel)

Sankaran Menon (Intel)

Jing Zeng (AMD)

Harry Foster (Mentor)

Ishwar Parulkar (Sun)

Yervant Zorian (VirageLogic)

Carl Pixley (Synopsys)

AUTHOR'S SCHEDULE: Submission deadline: **Sept 15, 2009**; Notification: **Oct 1**; Final version: **Nov 1, 2009**